UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/076,685	02/14/2002	Mark Champion	72705	1721

22242	7590	03/10/2005

FITCH EVEN TABIN AND FLANNERY
120 SOUTH LA SALLE STREET
SUITE 1600
CHICAGO, IL 60603-3406

EXAMINER
SINGH, DALIP K

ART UNIT	PAPER NUMBER
2676	

DATE MAILED: 03/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE *3* MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on *11 June 2004*.

2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) *1-67* is/are pending in the application.

　4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) *1-25,27-55 and 58-67* is/are rejected.

7) ☐ Claim(s) *26,56 and 57* is/are objected to.

8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☒ The drawing(s) filed on *14 February 2002* is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.

　Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

　Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

　a) ☐ All　b) ☐ Some * c) ☐ None of:

　　1. ☐ Certified copies of the priority documents have been received.

　　2. ☐ Certified copies of the priority documents have been received in Application No. _____.

　　3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

　* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.

4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

DETAILED ACTION

Drawings

1.   Figure 1A-B; Fig. 2; Figs. 3A-C; Fig. 4; Fig. 5; Fig. 6A-C should be designated by a legend

such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g).

Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action

to avoid abandonment of the application. The replacement sheet(s) should be labeled

"Replacement Sheet" in the page header (as per 37 CFR 1.121(d)) so as not to obstruct any

portion of the drawing figures. If the changes are not accepted by the examiner, the applicant

will be notified and informed of any required corrective action in the next Office action. The

objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

2.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness

rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in
> section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are
> such that the subject matter as a whole would have been obvious at the time the invention was made to a person
> having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the
> manner in which the invention was made.

3.   Claims 1-4, 14, 42-44, 46, 47, 49-52, 54, and 58-61 are rejected under 35 U.S.C. 103(a) as

being unpatentable over U.S. Patent No. 6,150,679 to Reynolds in view of U.S. Patent No.

6,301,649 B1 to Takasugi, and further in view of U.S. Patent No. 6,496,192 B1 to Shreesha et al,

and further in view of U.S. Patent No. 4,189,767 to Ahuja, and in view of Applicant admitted

prior art (Specification of the instant application and drawings).

   a.   Regarding claim 1, Reynolds **discloses** a data source (object receiver 51); a data

   destination (object builder 55); at least two memory devices (RAM 45, RAM 46)(Fig. 3).

   Reynolds **is silent about** a first order and a second order of providing and receiving

   data elements; data elements storage and retrieval in parallel from the memory devices.

Takasugi **discloses** data elements storage and retrieval in parallel from the memory

devices and **further discloses** a first order and second order of data elements

processing and storage/retrieval in that high speed serial access in row and column

direction is possible as well storage of data elements in multiple locations (...a memory

comprised of a plurality of banks interleaving...different rows...high-speed...access in the

column direction...by the memory...col. 4, lines 30-47; col. 5,lines 1-32). Therefore, it

would have been obvious to a person of ordinary skill in the art at the time invention was

made of modify the device as taught by Reynolds with the feature "high speed serial

access in row and column direction using memory banks for storage and retrieval of data

elements" as taught by Takasugi **because** it provides for quick access in row or column

directions thus reducing data transfer latency. However, Reynolds-Takasugi

combination **fails to disclose** storing data elements that are consecutive. Shreesha et

al. **discloses** storing adjacent pixel elements (col. 4, lines 17-65). Therefore, it would

have been obvious to a person of ordinary skill in the art at the time invention was made

to modify Reynolds-Takasugi combination with the feature "storing adjacent pixel

elements along one dimension of the image" as taught by Shreeesha et al. **because** it

allows blocks of image data to be fetched without latency.

b.   Regarding claim 2, Reynolds **discloses** video source (object receiver 51)

providing pixel data to a memory controller (memory controllers 41 and 42); generation

a source address in the memory controller (memory controllers 41 and 42)(...the tile

builder...maps...into tile row and column addresses corresponding to locations in the

RAM 45 and 46...col. 5, lines 8-26) providing the pixel data to the memory system

(memory elements 45 and 46) and storing the pixel data to the memory system.

c.   Regarding claim 3, Applicant admitted prior art (Specification, Fig. 4) **discloses** data switch arrangement that controls which memory device gets to store which data element.

d.   Regarding claims 4 and 42, Reynolds discloses RAM memory elements 45 and 46 comprising an image buffer storage area (col. 5, lines 45-54).

e.   Regarding claim 43, Takasugi discloses alternate memory accesses (...a memory comprised of a plurality of banks interleaving...different rows...high-speed...access in the column direction...by the memory...col. 4, lines 30-47; col. 5,lines 1-32).

f.   Regarding claim 44, Takasugi implicitly discloses data elements are pixel data (col. 4, lines 30-47; col. 5,lines 1-32).

g.   Regarding claim 46, Takasugi implicitly discloses burst accessing (...a memory comprised of a plurality of banks interleaving...different rows...high-speed...access in the column direction...by the memory...col. 4, lines 30-47; col. 5,lines 1-32).

h.   Regarding claim 47, it is similar in scope to claim 1 above and is rejected under the same rationale.

i.   Regarding claims 49 and 50, Takasugi implicitly discloses storage of pixels in two memory devices (col. 4, lines 30-47; col. 5,lines 1-32).

j.   Regarding claim 51, it is similar in scope to claim 1 above and is rejected under the same rationale.

k.   Regarding claim 52, Reynolds discloses data source being a video source (Fig. 3).

l.   Regarding claim 54, Reynolds discloses data destination being a video display system (Fig. 2 & 3).

m.   Regarding claims 58-61, it is similar in scope to claim 1 above and is rejected under the same rationale.

      n.   Regarding claim 14, it is similar in scope to claim 3 above and is rejected under the same rationale.

4.   Claims 5, 6, and 48 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,150,679 to Reynolds in view of U.S. Patent No. 6,301,649 B1 to Takasugi, and further in view of U.S. Patent No. 6,496,192 B1 to Shreesha et al, and further in view of U.S. Patent No. 4,189,767 to Ahuja, and further Applicant admitted prior art (Specification of the instant application and drawings) as applied to claim 1 above and further in view of U.S. Patent No. 6,018,354 to Jones et al.

      a.   Regarding claim 5, Reynolds-Takasugi-Shreesha-Ahuja combination **does not disclose** correspondence between a data element being a pixel data in a frame of pixels, the frame having horizontal rows and vertical columns of pixels. Jones et al. **discloses** two dimensional image being organized in a two dimensional grid pattern of cells, each cell containing a matrix of pixels (col. 2, lines 3-16). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Reynolds-Takasugi-Shreesha-Ahuja combination with the feature "multi-dimensional relationship between pixels" as taught by Jones et al. **because** it improves data access when retrieving these words associated with a dimensional image.

      b.   Regarding claims 6 and 48, Reynolds **discloses** a memory controller (memory controllers 41 and 42).

5.   Claims 7-13, 15-25, 27-41, 45, 53, 55 and 62-67 are rejected under 35 U.S.C. 103(a) are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,150,679 to Reynolds in view of U.S. Patent No. 6,301,649 B1 to Takasugi, and further in view of U.S. Patent No. 6,496,192 B1 to Shreesha et al, and further in view of U.S. Patent No. 4,189,767 to Ahuja, and further Applicant admitted prior art (Specification of the instant application and drawings)

as applied to claim 1 above and further in view of U.S. Patent No. 6,018,354 to Jones et al. and

further in view of U.S. Patent No. 6,724,396 B1 to Emmot et al.

     a.   Regarding claims 7, Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination is

silent about memory controller having two states for storing data for a horizontal pixel

pair, where a first pixel in the horizontal pixel pair is horizontally adjacent and to the left

of a second pixel in the horizontal pixel pair; a first state where pixel data for the first

pixel is stored in the first memory device and the second pixel is stored in the second

memory device; and a second state where first pixel in the horizontal pixel pair is stored

in the second memory device and the second pixel in the horizontal pixel pair is stored in

the first memory device; and the same being true for vertical pixel pair with memory

controller having two states wherein in the first state the first of the vertical pixel pair is

stored in the first memory device and the adjacent second vertical pixel pair is stored in

the second memory device and a second state where first of the vertical pixel pair is

stored in the second memory device and second of the vertical pixel pair is stored in the

first memory. Emmot et al. **discloses** such an arrangement (...allocation of texture

maps 210....is stored in consecutive blocks...left area 212*l* is allocated to consecutive

blocks...in second memory area 244...and right area 212*r* is allocated to...in first memory

area...similarly right area 212*r* ...right area...is allocated to first memory area...right area

214*r* is allocated to second memory area 244...in an alternating patterns...the memory

allocation...avoids consecutive accesses to different pages in the same bank...col. 8, lines

21-67; col. 9, lines 1-67; col. 10, 1-67). Although Emmot et al. discloses texture map

allocation, it would have been obvious to a person of ordinary skill in the art at the time

invention was made to modify Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination

with the feature "allocation of image date in this case pixels data which are "correlated

data sets" among first and second memory areas" as taught by Emmot et al. **because** it reduces page miss penalty resulting in faster memory accesses.

b.   Regarding claim 8, Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination is **silent about** memory controller changing states. Emmot et al. **discloses** such an arrangement (...allocation of texture maps 210....is stored in consecutive blocks...left area 212l is allocated to consecutive blocks...in second memory area 244...and right area 212r is allocated to...in first memory area...similarly right area 212r ...right area...is allocated to first memory area...right area 214r is allocated to second memory area 244...in an alternating patterns...the memory allocation...avoids consecutive accesses to different pages in the same bank...col. 8, lines 21-67; col. 9, lines 1-67; col. 10, 1-67).

c.   Regarding claims 9-13, Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination is **silent about** memory controller having two states for storing data for a horizontal pixel pair, where a first pixel in the horizontal pixel pair is horizontally adjacent and to the left of a second pixel in the horizontal pixel pair; a first state where pixel data for the first pixel is stored in the first memory device and the second pixel is stored in the second memory device; and a second state where first pixel in the horizontal pixel pair is stored in the second memory device and the second pixel in the horizontal pixel pair is stored in the first memory device; and the same being true for vertical pixel pair with memory controller having two states wherein in the first state the first of the vertical pixel pair is stored in the first memory device and the adjacent second vertical pixel pair is stored in the second memory device and a second state where first of the vertical pixel pair is stored in the second memory device and second of the vertical pixel pair is stored in the first memory. Emmot et al. **discloses** such an arrangement (...allocation of texture maps 210...is stored in consecutive blocks...left area 212l is allocated to consecutive blocks...in second memory area 244...and right area 212r is allocated to...in first memory

area...similarly right area 212r ...right area...is allocated to first memory area...right area

214r is allocated to second memory area 244...in an alternating patterns...the memory

allocation...avoids consecutive accesses to different pages in the same bank...col. 8, lines

21-67; col. 9, lines 1-67; col. 10, 1-67). Although Emmot et al. discloses texture map

allocation, it would have been obvious to a person of ordinary skill in the art at the time

invention was made to modify Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination

with the feature "allocation of image date in this case pixels data which are "correlated

data sets" among first and second memory areas" as taught by Emmot et al. **because** it

reduces page miss penalty resulting in faster memory accesses.

d.   Regarding claims 15 and 16, they are similar in scope to claims 12 and 13 and are

rejected under the same rationale.

e.   Regarding claim 17, it is similar in scope to claim 10 above and is rejected under

the same rationale.

f.   Regarding claims 18 and 19, Takasugi **discloses** data elements storage and

retrieval in parallel from the memory devices and **further discloses** a first order and

second order of data elements processing (col. 4, lines 30-47; col. 5, lines 1-32).

g.   Regarding claims 20-22, Takasugi **discloses** data elements processing and

storage/retrieval in that high speed serial access in row and column direction is possible

as well storage of data elements ins multiple locations (...a memory comprised of a

plurality of banks interleaving...different rows...high-speed...access in the column

direction...by the memory...col. 4, lines 31-47; col.5, lines 1-32).

h.   Regarding claims 23-25, Shreesha et al. **discloses** images containing 2048x

2048 pixel values and other image sizes such as 2048 x 1536, 2048 x 1024 et c. (col. 4,

lines 65-67; table 1, col. 5). Therefore, it would have been obvious to a person of

ordinary skill in the art at the time invention was made to include 1920 x 1080 pixel as

well **because** it provides for flexibility from the point of view of end-user who might prefer different image sizes depending on the application that is in use.

i.   Regarding claim 27, Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination is **silent about** where pixel data for pixels in one pixel page is stored in a single page of memory. Emmot et al. **discloses** blocks of data representing each texture map in the series of texture maps being stored in consecutive blocks of memory (col. 4, lines 1-15). Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to modify Reynolds-Takasugi-Shreehsa-Ahuja-Jones combination with the feature "graphics data being stored in consecutive block of memory" as taught by Emmot et al. **because** it avoids memory page conflicts.

j.   Regarding claims 28-31, Reynolds **implicitly discloses** the use of counter that may be used for keeping count of pixels, address generation (See Fig. 6, Row RD PTR 134, Main RD PTR 153).

k.   Regarding claims 32-34, Shreesha et al. **implicitly discloses** different clock rates for different image sizes (col. 4, liens 65-67, table 1).

l.   Regarding claims 35 and 55, Reynolds **discloses** a high performance graphics memory systems for graphics applications.

m.   Regarding claims 36 and 53, they are similar in scope to claim 23 above and are rejected under the same rationale.

n.   Regarding claims 37-41, Reynolds **discloses** a high performance graphics memory systems utilizing synchronous graphics random access memory using two-bank architecture, paging overhead being reduced as a result (col. 1, lines 15-65).

o.   Regarding claim 45, it is similar in scope to claims 28-31 and is rejected under the same rationale.

p.   Regarding claim 62-67, they are similar in scope to claims 7, 9, 10, 12, 13, 15 and

16 and are rejected under the same rationale.

Allowable Subject Matter

6.   Claims 26, 56 and 57 are objected to as being dependent upon a rejected base claim, but

would be allowable if rewritten in independent form including all of the limitations of the base

claim and any intervening claims.

Conclusion

7.   Any inquiry concerning this communication or earlier communications from the

examiner should be directed to **Dalip K. Singh** whose telephone number is **(703) 305-3895.**

The examiner can normally be reached on Mon-Thu (8:00AM-6: 30PM) Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, **Matthew Bella**, can be reached at **(703) 308-6829.**

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive,

Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the Technology Center 2600 Customer Service Office whose telephone

number is (703) 305-0377.

dks

March 6, 2005

MATTHEW C. BELLA
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600